

**REMARKS**

These amendments are made only to more particularly point out the invention for the Examiner and not for narrowing the scope of the claims or for any reason related to a statutory requirement for patentability.

Applicants also note that, notwithstanding any claim amendments herein or later during prosecution, that Applicants' intent is to encompass equivalents of all claim elements.

Claims 1 and 2 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over Houlihan, et al. (U.S. Patent No. 6,258,673 B1) in view of Huang, et al. (U.S. Patent No. 6,037,222).

This rejection is respectfully traversed in the following discussion.

**I. THE RESTRICTION REQUIREMENT**

The Office Action withdraws claims 3-19 from prosecution as allegedly being directed to an invention which is independent or distinct from the invention which was originally claimed because: "claims 3-19 could be made by a process materially different from those/that of claims 1-2."

Applicants respectfully traverse this election of species.

Firstly, Applicants respectfully request rejoinder of claims 3-19 pursuant to M.P.E.P. § 821.04 should the Examiner agree that claim 1 is allowable. Claim 3 includes all of the limitations of claim 1, therefore, should the Examiner indicate that claim 1 is allowable, the Examiner must rejoin all of claims 3-19.

Secondly, the basis for the restriction is non-sensical. Claim 1 is directed to a product

while claims 3-19 are directed to a process for making the product. However, the Examiner's basis for restriction is that "claims 3-19 could be make by a process materially different from those/that of claims 1-2." Thus, the Examiner appears to be asserting that claims 1 and 2 are directed to a process while claims 3-19 are directed to a product. Clearly, this is incorrect, the basis for the imposed restriction is improper and the restriction requirement should be withdrawn.

Thirdly, Applicants respectfully submit that the subject matter of all claims 1-19 is sufficiently related that a thorough search for the subject matter of any one group of claims would necessarily encompass a search for the subject matter of the remaining claims. Thus, Applicants respectfully submit that the search and examination of the entire application could be performed without serious burden.

M.P.E.P. § 803 clearly states that "if the search and examination of the entire application can be made without serious burden, the Examiner must examine it on its merits, even though it includes claims to distinct or independent inventions" (emphasis added). Applicants respectfully submit that the Examiner has clearly failed to provide a prima facie showing of a serious burden by failing to provide "by appropriate explanation of separate classification, or separate status in the art, or a different field of search" (M.P.E.P. § 803).

Applicants respectfully submit that the policy requiring examination of an entire application even though it may include distinct inventions, should be applied in the present application in order to avoid unnecessary delay and expense to Applicants and duplicative examination by the Patent Office. Applicants respectfully request reconsideration and withdrawal of the restriction requirement and to examine all claims in this application.

Fourthly, in view of the fact that the process of making which is recited in claims 3-19 have already been searched and examined as evidenced by the Office Action issued on February 27, 2002, there can be no serious burden to examine these claims. This invention has already been examined. Therefore, any assertion that would be any additional serious burden by the Examiner would be blatantly false.

While the Examiner asserts in the January 29, 2003 Office Action that the February 27, 2002 Office Action indicated that claims 3-17 was not searched, that is yet another assertion by the Examiner which is blatantly false. Contrary to the Examiner's assertion, The February 27, 2002 Office not only does not indicate that claims 3-17 was not searched, but that Office Action rejected those claims under 35 U.S.C. § 103(a) as being unpatentable over Shimizu et al. in view of Huang et al. Therefore, the Examiner's assertion that these claims were never searched is completely false because the claims must have been examined in order to reject these claims.

Lastly, the Examiner contends that the remarks on page 8, 1<sup>st</sup> paragraph of Applicants' November 14, 2002 Amendment are moot. However, that portion of the remarks are not related at all to the issue as to whether the Examiner's restriction requirement was proper. To the contrary, that portion of the remarks is a discussion as to the differences between the methods of the applied references and why one of ordinary skill in the art would not have been motivated to combine the applied references as alleged by the Examiner in the obviousness rejection. That argument is not related to the restriction requirement.

Applicants respectfully request withdrawal of the restriction requirement and/or rejoinder of claims 3-19.

## II. THE CLAIMED INVENTION

Applicant thanks Examiner Soward for the courtesies extended to the Applicant's representative during a telephone interview on February 12, 2003. During the telephone interview, the Examiner agreed that the feature of the second MOSFET and the third MOSFET form a single CMOS pair distinguishes over the applied reference.

The claimed invention is directed to a semiconductor device which includes a semiconductor device comprising a first MOSFET, a second MOSFET and a third MOSFET. The first MOSFET has a relatively low threshold level and a first gate oxide film. The second MOSFET is an n-type with a relatively higher threshold level and a second gate oxide which is thicker than the first gate oxide film. The third MOSFET is a p-type with a relatively higher threshold level and a third gate oxide film that is thicker than the first gate oxide film and thinner than the second gate oxide film. Implantation treatments of fluoride ions in the regions of the high threshold level MOSFETs are performed before forming the gate oxide films. The fluoride ions encourage the oxidation of the gate oxide films. Each implantation is different for the high threshold level MOSFETs. The second MOSFET and the third MOSFET form a single CMOS pair.

The present invention is also directed to a method for fabricating a semiconductor device on a semiconductor substrate. The method includes forming an isolation region within a semiconductor substrate and close to a surface of the semiconductor substrate to define a first region for a first gate oxide film of a first MOSFET and a second region for second and third MOSFETs. The method also includes selectively implanting fluorine ions into a first part of the

second region with a first ion-implantation condition. The first part of the second region is for the second MOSFET. The first ion-implantation condition is determined to form a second gate oxide film. The method also includes selectively implanting fluorine ions into a second part of the second region with a second ion-implantation condition. The second part of the second region is for the third MOSFET. The second ion-implantation condition is determined to form a third gate oxide film. The method also includes simultaneously growing oxide films on and over the first and second regions of the semiconductor substrate and forming the first to third MOSFETs by using the simultaneously grown oxide films, so that the first to third MOSFETs have the first to third gate oxide films, respectively. The second gate oxide film is thicker than the first gate oxide film and the third gate oxide film is thicker than the first gate oxide film and is thinner than the second gate oxide film. Additionally, the threshold level of the first MOSFET is relatively low and the threshold levels of the second and third MOSFETs are relatively high, and the second MOSFET is an n-type and the third MOSFET is a p-type. This method provides a single CMOS pair with the second MOSFET and the third MOSFET.

Conventional processes for fabricating semiconductor devices with MOSFETs having different threshold levels use selective implantation of fluorine ions to provide gate oxide films having different thicknesses. However, these methods have never been applied to CMOS circuit fabrication which takes into consideration the properties of n-type and p-type MOSFETs into a single CMOS pair.

By contrast, the present invention is a configuration and method which provides a single CMOS pair which can achieve high speed operation, high reliability and low consumption power using suitable gate oxide film thicknesses. This is a non-trivial matter because, as the inventors

discovered, n-type and p-type MOSFETs operating with the same threshold level have gate-channel leakage current characteristics which are different from each other. Thus, the inventors discovered that the thickness of the gate oxide film of the p-type MOSFET does not need to be equal to that of the n-type MOSFET. To the contrary, the inventors discovered that the thickness of the gate oxide film of the p-type MOSFET may be thinner than that of the complimentary n-type MOSFET in a single CMOS pair because the leakage current of the p-type MOSFET is one order of magnitude smaller than that of the n-type MOSFET. Additionally, the thinner gate oxide film of the p-type MOSFET increases the operating speed.

### **III. THE PRIOR ART REFERENCES**

The Examiner alleges that Huang et al. would have been combined with Houlihan et al. to form the claimed invention. Applicant submits, however, that these references would not have been combined and even if combined, the combination would not teach or suggest each and every element of the claimed invention.

Firstly, Applicant submits that these references would not have been combined as alleged by the Examiner. Indeed, the references are directed to different matters. Specifically, the Houlihan et al. reference is directed to avoiding the pitfalls of a first conventional method of requiring multiple HF etches (col. 1, lines 18-25) and a second conventional method of relying solely upon nitrogen implantation (col. 1, lines 26-32) to provide different gate oxide film thicknesses for generic transistors by combining aspects of each of these conventional methods (col. 2, lines 11-57), whereas the Huang et al. reference is specifically directed to providing a thin gate oxide for FETs on logic areas of a substrate and thick gate oxide layers on memory regions

for an embedded logic device (col. 2, lines 31-35) by forming a 1<sup>st</sup> thin gate oxide layer 20 over the entire device, etching away portions of the 1<sup>st</sup> thin gate oxide layer 20 in the memory region 14, forming a 2<sup>nd</sup> thick gate oxide 34 over the entire device, and lastly, etching the 2<sup>nd</sup> thick gate oxide 34 from the logic areas 12. Clearly, the method of providing for different gate oxide thicknesses through multiple etching processes which is taught by Huang et al. is exactly the type of multiple etchings that Houlihan et al. explains as having undesireable side affects (col. 1, lines 21-25). Houlihan et al. explains that the type of multiple etchings disclosed by Huang et al. is exactly the method that Houlihan et al. is trying to avoid. In other words, Houlihan et al. teaches away from the method of Huang et al. Thus, one of ordinary skill in the art would not have been motivated to modify the teachings of Houlihan et al. of providing different thicknesses for gate oxide films by going back to the conventional method of multiple etching processes as taught by Huang et al.

Secondly, even assuming arguendo, that one of ordinary skill in the art would have been motivated to combine these references, even if combined, the combination would not teach or suggest each and every element of the claimed invention.

As agreed during the telephone conference on February 12, 2003, the applied references do not teach or suggest a single CMOS device with transistors that have different gate oxide thicknesses. To the contrary, the applied references merely disclose the ability to provide different gate oxide thicknesses across a single substrate thereby providing devices which have different properties. None of the applied references disclose providing transistors having different gate oxide thicknesses within a single CMOS pair.

The Houlihan et al. reference discloses a method of forming an integrated circuit having

four thicknesses of gate oxide in four sets of active areas (Abstract) in a CMOS integrated circuit (col. 1, line 1). The Houlihan et al. reference is concerned with the problem of providing transistors having different characteristics through providing different gate oxide films having different thicknesses. The Houlihan et al. reference explains that conventional methods for providing different gate oxide thicknesses is by providing a resist on areas of gate oxide upon which a thicker gate oxide film is desired and repeatedly etching the remaining areas (col. 1, lines 14-25). The Houlihan et al. reference explains that this method causes problems by creating edge "divots" and planar recess in shallow trench isolation areas (col. 1, lines 21-25).

Houlihan et al. also explains that there is a method for providing several different thicknesses of gate oxide films by using nitrogen implantation (col. 1, lines 26-27). However, Houlihan et al. teaches that this implantation is disadvantageous because the gate thicknesses are dependent upon the nitrogen implant dose and that high dosages can degrade gate oxide film reliability.

Houlihan et al. attempts to address these problems by teaching a method whereby a blanket oxide 20 is formed on active areas (100, 200, 300 and 400). A mask 30 is provided and the blanket oxide 20 in active areas 100 and 400 are exposed to nitrogen implantation (Fig. 2). The reference explains that the nitrogen implantation slows the oxidation process. Next, the mask 30 is removed and an etching mask 40 is formed over active areas 300 and 400. The blanket oxide 20 in active areas 100 and 200 is then etched away through a single HF dip. Lastly, the etching mask 40 is removed and the entire device is thermally oxidized. The resulting device provides gate oxide films with increasing levels of thickness from 100 to 400, respectively.



The Houlihan et al. reference merely discloses varying gate oxide layers between devices to provide logic circuitry with a thin gate oxide for high performance, SRAM array transistors having an intermediate thickness for low leakage and I/O transistors with a thick oxide for resistance to excess voltages (see col. 3, lines 26-32). Therefore as agreed during the telephone interview, the Houlihan et al. reference does not disclose a single CMOS pair having MOSFETs with different gate oxide thicknesses.

The Huang et al. reference does not remedy the deficiencies of Houlihan et al. Rather, similar to the Houlihan et al. reference, the Huang et al. reference is directed to providing a thin gate oxide layer for all FETs on logic areas of a substrate while simultaneously providing a thick gate oxide layer for all FETs on memory regions. The Huang et al. reference only discloses providing different gate oxide thicknesses among varying regions of an entire semiconductor device. The Huang et al. reference does not disclose a single CMOS pair having MOSFETs with different gate oxide thicknesses. Applicants respectfully request withdrawal of this rejection.

#### **IV. FORMAL MATTERS AND CONCLUSION**

In view of the foregoing amendments and remarks, Applicant respectfully submits that claims 1 and 3-19, all the claims presently pending in the Application, are patentably distinct over the prior art of record and are in condition for allowance. The Examiner is respectfully requested to pass the above application to issue at the earliest possible time.

Should the Examiner find the Application to be other than in condition for allowance, the Examiner is requested to contact the undersigned at the local telephone number listed below to discuss any other changes deemed necessary in a telephonic or personal interview.


Serial No. 09/872,007  
Docket No. WN-2343

16

The Commissioner is hereby authorized to charge any deficiency in fees or to credit any overpayment in fees to Attorney's Deposit Account No. 50-0481.

Respectfully Submitted,

Date: 4/28/03

  
\_\_\_\_\_  
James E. Howard  
Registration No. 39,715

**McGinn & Gibb, PLLC**  
8321 Old Courthouse Rd., Suite 200  
Vienna, Virginia 22182  
(703) 761-4100  
**Customer No. 21254**